A winner-take-all model is presented that is suited for an implementation in an analogue circuit. The model is strong and value-preserving and requires only O(n) connections. Existence of a single equilibrium state and convergence is proved. The operation is demonstrated for a test circuit with four neurons built from discrete components and standard op-amps. Furthermore, a possible aVLSI implementation is derived and tested in a simulation.
Introduction
A winner-take-all (WTA) circuit is a system of interconnected neurons where only the neuron with the highest input remains active, whereas all other neurons are suppressed. Thus, a WTA circuit decodes the maximum of n values. WTA circuits have been used in models from computational neuroscience like competitive learning, self-organizing networks or visual attention 8 , as well as in signal processing applications 1 .
Numerous WTA mechanisms have been proposed 1?7 . A rough taxonomy of WTA circuits could include the following dichotomies:
Weak or strong circuits 2 Weak WTA circuits need to be started from a de ned initial state. Once converged, they have to be resetted before a new input vector can be processed. Usually, the input is presented only temporarily and removed at t = 0. On the contrary, strong circuits do not require any additional reset mechanism and can start from arbitrary initial states. As soon as the input vector changes, the system state converges to a new equilibrium.
Interconnections Di erent interconnections between the competing neurons have been proposed. Some models do not explicitly assume inhibitory interneurons 7 , the n competing neurons have direct interconnections. In some cases, the n neurons are fully interconnected 1;9 . In other models, there is a single interneuron receiving synapses from the n competing cells and redistributing its output to the n cells 5 , or n interneurons are required for n competing neurons 6 . Trees or cascades have been proposed as well.
Preservation of value Whereas some models can only determine the position of the winning neuron, others also preserve the amplitude without additional e ort, i.e., the input of the winning neuron is transmitted to output 6 . In a previous paper 10 , a strong WTA circuit was presented. Whereas according to Kaski and Kohonen 2 very nonlinear threshold functions were the prerequisite for strong circuits, this model 10 does not rely on such functions. The core idea of the model is to use an integrator in each of the competing neurons that is fed by the di erence between the input and the feedback from the common interneuron. An advantage of this simple model that makes it especially suited for an implementation in an analogue hardware is that the connections are O(n): there is a single interneuron for the n competing neurons. Moreover, the model is inherently value-preserving, so there is no need for additional hardware to achieve this property. It is another positive characteristic of the model, that there is no time delay for the transmission of input to output in the winning neuron, while the input of the winning neuron is maximal.
The paper presents an implementation of the model 10 in an analogue hardware. The original model is brie y outlined in section 2. Section 3 describes, how the original model can be simpli ed considering the properties of real integrators. It is shown for the simpli ed model, that the system converges to a single equilibrium point in case of a single input maximum. The circuit presented in section 4 is an implementation of the simpli ed model in analogue hardware using operational ampli ers. Sampled data from a test hardware with four competing neurons demonstrate the operation of the hardware. Further simpli cation of the model leads to a possible aVLSI implementation as described in section 5; a simulation of this aVLSI circuit is provided. 
Numerical Solution
The characteristic behaviour of the model is visualized for n = 2 in gure 2.
If there is one single input maximum x 1 , the state S 1 converges to 0, so that the winning neuron transmits the input value x 1 to the output y 1 . In all loser are inherently limited, e.g. an analog integrator circuit is limited to saturation values near the positive and negative operating voltage. If the integrator of gure 1 is replaced by a limited integrator like that in gure 3, f can be omitted. As shown below, the equilibrium state of the winner neuron is not a ected by this simpli cation, whereas the state S k of a loser neuron k now approaches the limitŜ of the integrator instead of x k . In the simpli ed model, h taken from equation (1) is essential for the operation. Assuming a simple limit function g, the model equation is
with g(S i ; ? x i ) = 0; ? x i > 0^S i Ŝ ? x i ; otherwise:
The function g directly depends on S i in order to realize a simple limitation of S i ; in gure 3, this is hidden inside the limited integrator. states S k converge to the limitŜ. At the output side, the equilibrium state is identical to the basic model: the winner neuron has y 1 = x 1 due to S 1 = 0, and each loser neuron k has y k = 0, because S k approachesŜ andŜ > x i 0 8i
is presumed. The time courses of states and outputs in a system with n = 4 are depicted in gure 5: the initial states being 0, the interneuron returns a high value that causes all states to grow until the state of the winner starts dropping while the loser states keep growing. =Ŝ. This is the desired equilibrium.
Convergence
We provide an intuitive rather than rigorous proof of convergence here. The proof starts from a transformation of equation (3) by replacing S i := x i ? S i . Leaving out the limit function g, we obtain
It becomes immediately clear from this equation, that the S i become sorted after a while in the form that S 1 > S 2 S 3 : : : S n because _ S 1 > _ S 2 _ S 3 : : : _ S n . The di erence between S 1 and S 2 is continuously growing after the sorted state is reached. If we look at the system as soon as S 1 > S 2 + x 1 , we can discuss two cases:
1. If S 1 > x 1 we obtain S 1 and therefore _ S 1 < 0 and _ S 2 < 0. S 1 will now approach x 1 from above until S 2 < 0 is reached. Thus, S 2 is not in uencing anymore and equation (7) is reduced to _ 
Data Samples
The operation of the circuit is demonstrated with sampled data in gure 7 for n = 2 and in gure 8 for n = 4. For presetting the integrators to de ned initial values we used switches in the feedback line (? ) from the interneuron in order to drive all integrators into positive or negative saturation U sat (around 9:5V ). The left diagram of gure 7 shows the trajectories of the state vector for the two initial saturation states. The behaviour is in accordance to the numerical solution in gure 4, left picture: all trajectories approach the same equilibrium state (0V; U sat ). Figure 8 re ects a typical time course of a WTA system: starting from positive saturation, the interneuron is quiet, therefore in all neurons the state is dropping. As soon as one state value becomes lower than the corresponding input, the output of the interneuron is growing, thereby forcing the loser neuron states back into saturation, whereas in the winner neuron the state reaches 0V .
5 Analog VLSI Circuit The model described in equation 8 is apt to be implemented in an integrated circuit. Figure 10 shows a possible realization. The winner-take-all circuit consists of n cells. The summing neuron, T6, adds the current coming from all n cells. The input of a cell i is a current I i . This current is mirrored by T2 and T3. The comparator c( ; x i ) of the model (equation 8) is realized by T2 and T4. If the current through T2 is higher than the current through T4, the gate voltage of T5 is low, switching T5 on, thus enabling the input current mirrored by T3 to ow onto the summing neuron T6. Vice versa, if the current through T2 is smaller than the current through T4, the gate voltage of T5 is high and T5 switches o , so the cell does not contribute current to the summing neuron T6. The function h can be omitted, since all currents are positive in this circuit.
Further Simpli cation
Since the gates and sources of T6 and T4 are connected, T4 will attempt to maintain the same current as the one through T6. If current I i is lower than the actual current through T6, the gate voltage of T5 will rise, thereby reducing the total T6 current. For all possible initial con gurations, the circuit will nally settle such that the current through T6 equals the input current of the winning cell, i.e. the circuit is value-preserving. The output current I out equals the winning input current, provided perfect matching of the transistors. The feedback mechanism constructed by T4 and T5 is a method commonly used in low power analog IC design. Though independently derived, another winner-take-all circuit using the same mechanism is described by Lazarro et al. 11 . The aVLSI circuit in gure 10 was tested in a circuit simulator. Figure 11 depicts the equilibrium response of a circuit with 2 cells: the input current of cell 2 is kept xed at 1 pA and the input current of cell 1 varied around this value from 0.9 pA to 1.1 pA. The vertical axis shows I out 1 in gure 10. As long as the input current I 1 is smaller than I 2 , the drain-source current of T5 in cell 1 (I out 1 ) equals 0. After passing a narrow band (0.01 pA) of undecided competition when increasing I 1 , cell 1 becomes the winner and shows an output current proportional to the input current. The nal output of the circuit I out is always in accordance with the output current I out i of the winning cell i; the small di erence is caused by the Early e ect.
Simulation of Analog VLSI Implementation

Summary
An analogue winner-take-all circuit was presented. The underlying WTA model has the advantages of being strong and value-preserving, transmitting input to output for the winner without delay, and requiring only O(n) connections. Furthermore it could be shown, that the state vector converges to a single equilibrium state for a single input maximum. Because it does not a ect the transmission of the input value in the winner neuron, the circuit can be used as a nal processing stage for arbitrary dynamic neurons.
These properties and its overall simplicity make the model especially suited for an implementation in analogue hardware. Two di erent analogue circuits are presented: an implementation based on discrete components and op-amps and an aVLSI implementation derived by further simpli cation of the model. The operation of the op-amp circuit could be demonstrated with data samples from a test circuit with 4 neurons; the aVLSI circuit was tested in a simulation.
